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ABSTRACT 
An On-pixel Analog-to-Digital Converter based on both PFM 
and PWM schemes is reported. The proposed architecture 
uses a limited number of transistors that can be implemented 
in a small silicon area resulting in a 23% fill-factor. The dig- 
ital sensor can be extemally configured in order to operate 
under either the PFM or PWM scheme. At high-light in- 
tensities, the PFM scheme is replaced by the PWM scheme 
which proves to be much more efficient in terms of power 
consumption and clock frequency requirements. An in-built 
light adaptation mechanism has also been implemented which 
allows the sensor to better adapt to low-light intensity or to 
adjust the sensor saturation level. As a consequence, the 
sensor features a programmable dynamic range. Image lag 
is reduced in both schemes since a reset of the photode- 
tector is performed after the conversion period. The pixel 
based ADC has been designed and fabricated using CMOS 
0.25pm technology. 
1. INTRODUCTION 
Digital vision sensors are very important components of fu- 
ture multimedia and intelligent systems. In order to meet 
the requirement of such systems in terms of low cost and 
low power consumption, it is very important to integrate 
the Analogue-to-Digital Converter (ADC) on the chip. This 
provides the possibility of integrating on-chip digital pro- 
cessing together with the image acquisition circuitry allow- 
ing the designers to greatly benefits from the on-going ad- 
vancement of CMOS technology. In order to fully benefit 
from these advantages, one must consider very carefully the 
trade-offs involved in such a VLSI implementation. 
In digital vision applications, ADCs can be integrated at 
the array level [ 1,2], at the column level [3,4], or at the pixel 
level [5]-[7]. The array level approach is at present the most 
widely used. In this approach, a single ADC is used for the 
port and funding for this project. 
Thanlis to the Australian Research Council (ARC) for providing sup- 
entire array, which reduces the total silicon area and allows 
the realization of high fill-factor vision sensor since most 
of the pixel area would be dedicated to the photodetector. 
However, by using an array level ADC, the signal-to-noise 
ratio is reduced since the weak pixel output would drive the 
entire column bus. In addition, for video applications, very 
high speed ADC, operating at about IOMsamples/s, is re- 
quired for the array level ADC, which tend to increase the 
power consumption. To lower the ADC operating speed, 
the column-level approach has been used [3,4]. In this ap- 
proach, a battery of ADCs, each dedicated to one or more 
columns of the array, is used. The ADCs are operated in 
parallel, and therefore, low-to-medium-speed ADC archi- 
tectures can be used. To lower ADC speeds even further the 
pixel-level approach has been recently introduced. In this 
approach, an ADC is dedicated to each pixel and the array 
is operated in parallel. Consequently very high frame rates 
can be obtained with ADCs operating at only tens of sam- 
ples per second [6]. In addition, when ADCs are integrated 
at the pixel level the load capacitance seen at the pixel’s out- 
put is negligible as compared to the one that is associated 
with the array based ADC which results in SNR improve- 
ments. Unfortunately, the main drawback of an on-pixel 
ADC is a reduced fill-factor of the image sensor since a sig- 
nificant part of the pixel area will he dedicated to the ADC 
circuitry. As a consequence, implementing high fill-factor 
On-pixel ADC is a real challenge that faces researchers and 
CMOS imager designers. 
This paper presents two efficient Analog-to-Digital con- 
version schemes based on Pulse Frequency Modulation (PFM) 
and Pulse Width Modulation (PWM) principles. The digital 
sensor can be externally configured in order to operate un- 
der both schemes. In addition the circuit can be integrated 
with very limited number oftransistors leading to a high fill- 
factor on-pixel ADC. Section 2 presents the principle of the 
PFM andPWM based ADC together with the sensor in-built 
light adaptation mechanism. Section 3 describes the VLSI 
design and presents the simulation results of the on-pixel 
ADC. Section 4 presents a conclusion. 
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2. PFiWPWM-BASED ADC 
The main advantage of our proposed on-pixel architecture 
is that it uses the same hardware resources to produce ei- 
ther a PFM or a PWM coding at the sensor's output. The 
circuit, as shown in the block diagram of Figure 1, is com- 
posed of a photosensitive device (photodiode Pd) with its 
internal capacitance c d ,  a reset circuit, a feedback circuit, 
and a clocked comparator. 
I PWM' 
, - - - - I  
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Fig. 1. Block diagram of the proposed pixel based ADC. 
Dashed lines corresponds to the circuit parts related to 
PWM scheme. 
The reset circuit can be either controlled hy the feed- 
back of the comparator in the case of the PFM mode or ex- 
ternally, using the reset signal, in the case of a PWM mode. 
For this last case, a PMOS transistor is also added in order 
to reset the voltage Vd across the node of the photodiode. 
For both modes, the light falling onto the photodiode Pd 
is responsible for discharging the internal capacitor of the 
photodiode Cd. This results in a linearly decreasing volt- 
age Vd across the node of the photodiode. This voltage 
Vd is compared to a reference voltage Vref using a volt- 
age comparator triggered by a clock signal Clk. When the 
voltage v d  reaches the reference voltage V,,f ,  the output of 
the comparator Vout switches and a feedback circuit is used 
to reset the photodiode node to either Vdd or V,, in the PFM 
mode or PWM mode respectively. At the next cycle, the 
same procedure is repeated again for the PFM mode while 
a stand-by is applied to the circuit, until an extemal reset 
signal is received, in the case of the PWM mode. A pulse is 
generated at the output of the comparator whenever the volt- 
age v d  reaches V,,f .  Figures 2.A and 2.B show the voltage 
across the photodiode v d  and the output of the comparator 
V,,, for the PFM and PWM modes respectively. It can be 
seen that only one pulse is needed for the PWM mode while 
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Fig. 2. Waveforms at different nodes of the circuit. Vd 
is the voltage across the photodiode, Reset is the extemal 
reset signal applied in the case of the PWM sceme, Vout is 
the output voltage of the comparator. 
a train of pulses is required for the PFM based conversion. 
On both Figures (2.A and 2.B), Td represents the discharge 
time of the capacitor from Vreset o V,,f which can be ex- 
pressed by: 
where id and c d  are the photocurrent and the photodiode ca- 
pacitor, respectively. The frequency f of the voltage across 
the photodiode v d ,  for the PFM mode, is inversely propor- 
tional to Td and therefore can be expressed as: 
The pulse width for the PWM scheme represented on Figure 
2.8 can also be expressed by: 
The switching frequency f (and the pulse width P,) of the 
comparator output V,,, for the PFM mode (and the PWM 
mode) is directly proportional (inversely proportional) to 
the capacitor discharge current id. Therefore, a conversion 
from photocurrent to pulse frequency (and pulse width) is 
obtained. In order to obtain the digital output from the 
two previous coding schemes, the output of the comparator 
is directly connected to the input of a digital configurable 
counterldecounter. The output of the comparator is either 
connected to the counter input in the case of PFM scheme 
or to the Enable signal of the clocked decounter in the case 
of the PWM scheme. 
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In the case of the PFM scheme, the enable signal (En) 
is provided extemally allowing the counter to be operational 
only duringa countingperiodTCnt. The number of impulses 
detected by the counter is therefore given by: 
Global adaptation to the mean light intensity of the digital 
sensor can be simply implemented by modulating the Tent 
signal according to the mean light intensity. If the sensor is 
being used in a given scene where illumination levels result 
in a photocurrent varying from 0 to i dm, then Ten, will be 
modulated such that 2" impulses resulting from the PFM 
scheme are counted for the highest photocurrent i dm, where 
n is the number of bits. By substituting Ni,, = 2" and 
i d  = i d m  in Eq.(4) we deduce the optimum Tent as follow: 
In our digital sensor, the Enable signal of the counter, which 
is high during T,,,, is therefore used to adapt the ADC to 
different illumination levels so that the brightest pixel would 
always generate 2" pulses and hence would correspond to 
the full range of the ADC. According to this adaptation 
mechanism, for each environment where the photocurrent 
varies from 0 to id,,,, a corresponding optimum Tent can 
be obtained using Eq.(5). This Tcnt will correspond to the 
minimum counting time that allows the use of the ADC's 
full range. In other words, T,,, will optimise the dynamic 
range as well as the conversion speed of the ADC. Table 1 
illustrates a typical example in which we consider the use 
of the ADC for three different environments: (i) a typical 
bright office; (ii) a typical outdoor light, and (iii) a typical 
sunlight. In this example Tcnt is obtained from Eq.(5), with 
Vdd = 2.5V, v,,f = IV, c d  = 1E and n &bits. For the 
three cases, the ADC operates within its full dynamic range 
(digital output: 00-FF). 
Table 1. Conversion results for an 8-bit accuracy using Op- 
timal T,,t values (Eq. 5 )  for three different environments. 
The previous example shows that the Enable signal pro- 
vides the possibility to adapt the sensor to any illumination 
level and allows the ADC to operate within its full range 
providing a programmable dynamic range of the photosen- 
sor. This last feature is usually obtained through a complex 
gain control amplifier integrated within the photodetectors 
array. In our case, this is simply realized by using a digital 
enable signal of a conventional digital counter. It must be 
noticed that for high level of illumination it is required to 
maintain the clock frequency of the comparator very high 
in order to reduce offset errors. Figure 3 shows the required 
clock freqLmcy of the PFM scheme, for different illumina- 
tion levels and for different precisions. 
Fig. 3. Required clock frequency of the comparator as func. 
tion of the illumination level for different precisions. 
From this figure one can deduce that for higher level of 
illuminations the power consumption of the PFM scheme 
is dramatically increased which makes the PWM approach 
more suitable. 
3. VLSIDESIGN 
Both the PFM and the PWM based converters operate in 
two different phases: (i) counting phase and (ii) shift-out 
phase. During the counting phase, all the pixels are operated 
in parallel resulting in full parallelism. Once the conversion 
is achieved, the shift-outmode is set and the digital values of 
the pixels stored in the intemal registers are red-out. In this 
scheme, no read-out circuit is needed and hence the silicon 
area is fully dedicated to the photodetector array. 
Additional gating circuitry has been included within each 
pixel in order to switch all the analog circuihy part to a 
stand-by mode during the shift-out phase. The circuit is also 
placed at a stand-by mode once the pulse is obtained for the 
PWM scheme. This has resulted in a significant reduction in 
power consumption during the shift-out phase. The average 
power consumption per pixel at a frequency of 2OOKHz is 
estimated at 8 5 p W  and 10pW for PFM and PWM respec- 
tively. More than 95% of this power is dissipated during the 
counting phase. 
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Figure 4 shows the layout of the pixel based ADC. It has 
been implemented using CMOS 0.25pm technology and 
occupies an area of 45 x 45pm2 with a fill-factor of 23%. 
Careful attention has been paid to the layout of the pixel by 
separating the analog and digital parts and using guard rings 
and grounded shields. 
Fig. 4. Layout of the pixel based ADC, It occupies an area 
of 45 x 45pm2 with a fill-factor of 23%. 
4. CONCLUSION 
In this paper I have presented a digital vision sensor based 
on both the PFM and PWM schemes. The proposed archi- 
tecture uses a simple circuit that can be implemented in a 
small silicon area resulting in a 23% fill-factor. The main 
advantage of the proposed on-pixel architecture is that it 
uses the same hardware resources to produce either a PFM 
or a PWM coding at the sensor’s output. This feature allows 
the user to switch the convetter to either modes depending 
on the light intensity. For example, At high-light intensities, 
the PFM scheme is replaced by the PWM scheme which 
proves to be much more efficient in terms of power con- 
sumption and clock frequency requirements. An in-built 
light adaptation mechanism has also been implemented in 
the PFM mode, whereby it is possible to either improve the 
low light performance of the digital sensor or to modify its 
saturation level. As a consequence, the proposed sensor fea- 
tures a programmable dynamic range. This feature reduces 
considerably the blooming effect that can occur for typical 
natural scene illumination conditions. 
A prototype including an array of 32 x 32 pixels has 
been designed and fabricated using CMOS 0.25pm tech- 
nology. The circuit occupies an area of 10”’. The aver- 
age power consumption per pixel at a frequency of 200KHz 
is estimated at 85pW and 1OpW for PFM and PWM re- 
spectively. 
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